Abstract: This paper presents a Sub-Sampling Digital Phase-Locked Loop (SS-DPLL) architecture that eliminates conventional auxiliary loops by reusing a unified ΔΣ Frequency-to-Digital Converter (ΔΣ ...